Algorithm and Architecture Design of the H.265/HEVC Intra Encoder

Improved video coding techniques introduced in the H.265/HEVC standard allow video encoders to achieve better compression efficiencies. On the other hand the increased complexity requires a new design methodology able to face challenges associated with ever higher spatio-temporal resolutions. The paper presents the computationally-scalable algorithm and its hardware architecture able to support the intra encoding up to the 2160p@30fps resolution. The scalability allows the tradeoff between the throughput and the compression efficiency. In particular, the encoder is able to check a variable number of candidate modes. The rate estimation based on bin counting and the distortion estimation in the transform domain simplify the rate-distortion analysis and enable the evaluation of a great number of candidate intra modes. The encoder preselects candidate modes by the processing of 8×8 predictions computed from original samples. The preselection shares hardware resources used for the processing of predictions generated from reconstructed samples. To support intra 4×4 modes for the 2160p@30fps resolution, the encoder incorporates a separate reconstruction loop. The processing of blocks with different sizes is interleaved to compensate the delay of reconstruction loops. Implementation results show that the encoder utilizes 1086k gates and 52 kB on-chip memories for TSMC 90nm. The main reconstruction loop can operate at 400 MHz, whereas the remaining modules work at 200 MHz. For 2160p@30fps videos, the average BD-Rate is 5.46% compared to the HM software. To get this project in ONLINE or through TRAINING Sessions, Contact:JP INFOTECH, Old No.31, New No.86, 1st Floor, 1st Avenue, Ashok Pillar, Chennai -83. Landmark: Next to Kotak Mahendra Bank. Pondicherry Office: JP INFOTECH, #45, Kamaraj Salai, Thattanchavady, Puducherry -9. Landmark: Next to VVP Nagar Arch. Mobile: (0) 9952649690 , Email:, web: Blog:

  • Project Category : IEEE Projects
  • Project Year : 2015-2016
  • Department
  • B.E(Electronics and Communication), B.Tech, M.E(APPLIED ELECTRONICS), M.E(VLSI), M.Tech,
  • Domain
  • VLSI,
  • Technology
  • FPGA Implementation,
  • Avilable city
  • Ahmedabad, Bangalore, Chennai, Coimbatore, Delhi, Ernakulam, Hyderabad, Kolkata, Kozhikode, Madurai, Mumbai, Pondicherry, Pune, Salem, Thanjavur, Tirunelveli, Trichy, Vellore,


Center Photos


Saved times

how does finalsem help you?

  • Projects have been clearly classified.
  • Projects have been specified with title and description.
  • Projects have been uploaded along with real time video and real time project lab photos.
  • Project location can be spotted through google maps.
  • Your contact information shall be shared at the quickest possible.

Project Status

Views :82
Applied :0
Friends Share :0
Bookmarked :0